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Using a full three-dimensional 共3D兲, quantum transport simulator, we theoretically investigate the
effects of surface roughness scattering 共SRS兲 on the device characteristics of Si nanowire transistors
共SNWTs兲. The microscopic structure of the Si/SiO2 interface roughness is directly treated by using
a 3D finite element technique. The results show that 共1兲 SRS reduces the electron density of states
in the channel, which increases the SNWT threshold voltage, and 共2兲 the SRS in SNWTs becomes
less effective when fewer propagating modes are occupied, which implies that SRS is less important
in small-diameter SNWTs with few modes conducting than in planar metal-oxide-semiconductor
field-effect-transistors with many transverse modes occupied. © 2005 American Institute of Physics.
关DOI: 10.1063/1.2001158兴
The silicon nanowire transistor 共SNWT兲 is attracting
broad attention as a promising structure for future
electronics.1,2 Therefore, understanding carrier transport in Si
nanowires becomes increasingly important. Careful studies
are needed to experimentally explore transport in SNWTs,
but it is also clear that a theoretical understanding is similarly important. In this letter, we present a theoretical exploration of the Si/SiO2 interface roughness scattering, or surface roughness scattering 共SRS兲,3–5 in SNWTs.
It is well-known that scattering due to Si/SiO2 interface
roughness is important in planar silicon metal-oxidesemiconductor field-effect transistors 共MOSFETs兲, and it is
expected to be even more important in ultrathin-body
silicon-on-insulator 共UTBSOI兲 MOSFETs.3 For bulk MOSFETs, electrons are confined at the Si/SiO2 interface by an
electrostatic potential well. Under high gate bias, the potential well is thin, electrons are confined very near the interface, SRS increases, and the effective mobility decreases.
For UTBSOI MOSFETs, the confining potential is determined by the film thickness, and SRS can be enhanced by
the roughness at the two interfaces.3 In a SNWT, the channel
is surrounded by the Si/SiO2 interfaces, so one might expect
SRS to dominate transport. We will show, however, that SRS
may be less important in SNWTs than in planar devices because of the one-dimensional 共1D兲 nature of the SNWT
channel.
In Ref. 6, we developed a full three-dimensional 共3D兲,
quantum transport simulator of SNWTs based on the
effective-mass approximation. In this work, to investigate the
effects of SRS on small-diameter 共⬃3 nm兲 SNWTs with
physically rough Si/SiO2 interfaces, we make use of this previously developed simulator. The simulated structure is a
gate-all-around SNWT with a rectangular cross section and a
关100兴 oriented channel 共see Fig. 1兲. Following previous work
on SRS,3–5 we assume an abrupt, randomly varying interface
between the Si and SiO2, parametrized by a root mean square
共rms兲 amplitude and an autocovariance function.7,8 The sta0003-6951/2005/87共4兲/043101/3/$22.50

tistical nature of the roughness will depend on the nanowire
fabrication methods and may differ considerably from that
arising during the high temperature oxidation of a planar Si
surface. Nevertheless, since our objective is to discuss general insights into the physics of SRS in SNWTs, we will
employ the roughness parameters for a planar 共100兲 Si/SiO2
interface obtained from Ref. 7. Our use of a continuum level
description may be questioned, but we believe that it is a

FIG. 1. 共a兲 Schematic diagram of the simulated gate-all-round SNWT. The
source/drain doping concentration is 2 ⫻ 1020 cm−3 and the channel is undoped. There is no source/drain overlap with the channel and the gate length
is L = 10 nm. VS, VD, and VG are the applied voltage biases on the source,
drain, and gate, respectively; 共b兲 cross section of the SNWT with a specific
interface roughness pattern for the slice at X = 9.0 nm. For the device with
smooth Si/SiO2 interfaces, the Si body thickness is TSi = 3 nm, the wire
width is WSi = 3 nm, and the oxide thickness is 1 nm; 共c兲 confined wave
functions for the slices at X = 7.8 nm, X = 8.0 nm, and X = 8.2 nm,
respectively.
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FIG. 2. Electron subband profile 关for the 共010兲 valleys兴 and the corresponding transmission coefficients for the simulated SNWT 共TSi = WSi = 3 nm兲 with
smooth and rough Si/SiO2 interfaces. The roughness parameters used are
Lm = 0.7 nm and rms= 0.14 nm 共Ref. 7兲. The device is at the ON-state
共VGS = VDS = 0.4 V兲, so the source and drain Fermi levels are equal to 0 eV
and ⫺0.4 eV, respectively.

useful first step that gives insight into how the magnitude
and spatial coherence of potential fluctuations influence carrier transport. In contrast to previous work,3–5 which made
use of perturbation theory to compute the surface roughness
scattering rate, we treat the physically rough structure directly.
The microscopic structure of the Si/SiO2 interface
roughness is implemented into the 3D simulator according to
the following procedure. We first discretize the simulation
domain with a 3D finite element mesh;6 each element is a
triangular prism with a 2 Å height and edge length, comparable to the size of roughness at the 共100兲 Si/SiO2 interface.7
Next, we generate a two-dimensional 共2D兲 random distribution across the whole Si/SiO2 interface 共unfolding the four
interfacial planes into a sheet兲 according to an exponential
autocovariance function;7
2 −
C共x兲 = ⌬m
e

冑2x/Lm

,

共1兲

where Lm is the correlation length, ⌬m is the rms fluctuation
of the roughness, and x is the distance between two sampling
points at the interface. Based on the 2D random distribution,
the types of the elements at the Si/SiO2 interfaces may be
changed from Si to SiO2 or reversely, to mimic the rough
interfaces 关see Fig. 1共b兲兴.
After the roughness is implemented, electron transport
through the rough SNWT is simulated by using the nonequilibrium Green’s function approach.9 With a coupled mode
space 共CMS兲 representation,6,10–12 the wave function deformation due to the roughness is treated. 共The simulation
methodology has been described in detail in Refs. 6 and 10.兲
To emphasize the role of SRS on electron transport, we do
not include any other scattering mechanisms, so coherent
transport is assumed inside the device. 共Oscillations in the
current due to quantum interference might be expected, but
the averaging over a thermal distribution of wavelengths that
occurs is sufficient to suppress them.兲 The length of the
channel 共10 nm兲 is long enough to ensure that sufficient averaging takes place so that sample specific effects are not
observed. The simulated results for the rough SNWT are
then compared with those for a device with the same geometrical parameters 共e.g., nominal oxide thickness and Si

FIG. 3. IDS vs VGS curves for the simulated SNWT 共TSi = WSi = 3 nm兲 with
smooth 共solid兲 and rough 共dashed with symbols兲 Si/SiO2 interfaces. 共VDS
= 0.4 V兲. Three samples 共triangles, crosses, and circles兲 of the rough SNWT
are generated based on the same roughness parameters 共Lm = 0.7 nm and
rms= 0.14 nm兲 but different random number seeds. The SNWT threshold
voltage 共VT兲 is defined as IDS 共VGS = VT , VDS = 0.4 V兲 = 2 ⫻ 10−7 WSi共A兲,
where WSi is in nm. The inset illustrates the reduction of electron DOS at
low injection energies caused by SRS.

body thickness兲 but smooth Si/SiO2 interfaces. By doing this,
the effects of SRS on SNWT device characteristics can be
clearly identified.
Figure 2 plots the electron subband profile 共left column兲
at the ON-state 共VGS = VDS = 0.4 V兲 in the simulated SNWT
with rough and smooth Si/SiO2 interfaces. The corresponding transmission coefficients 共right column兲 for both the
rough and smooth SNWTs are also shown. Note that the
modes are coupled in the simulation; we show them separately for illustrative purposes only. It is clearly seen in the
energy versus X plot that the presence of the roughness introduces significant fluctuations in the electron subbands,
which lead to fluctuating elements in the diagonal terms of
the device Hamiltonian 关for details, see Eq. 共7兲 in Ref. 6兴 and
act as a scattering potential. At the same time, the shape of
the confined wave function also varies from slice to slice
along the wire in the rough SNWT 关see Fig. 1共c兲 for an
example兴, which produces deformation and coupling elements in both diagonal and off-diagonal terms of the device
Hamiltonian 关for details, see Eqs. 共7兲, 共8b兲, and 共8c兲 in Ref.
6兴, and consequently lowers the transmission. 共This effect
has been named “wavefunction deformation scattering.”13–15兲
To examine the significance of wave function deformation
scattering, we plot an energy versus transmission curve 共dot–
dashed兲 for the rough SNWT calculated by the uncoupled
mode space 共UMS兲 approach,6 in which only the variations
in the electron subbands are included while the deformation
and coupling terms are discarded. The fact that the UMS
approach significantly overestimates the transmission for the
rough device infers that wave function deformation scattering dominates the transport. This is an important finding because common perturbation theory treatments3–5 of SRS
scattering typically treat the subband energy fluctuations but
not the wave function deformation scattering.
From the energy versus transmission plot, we find that
the difference between the transmission curve for the rough
SNWT and that for the smooth device becomes more and
more noticeable as energy increases. This occurs because as
energy increases, more subbands 共modes兲 become conductive and the coupling between different modes efficiently re-
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FIG. 4. Current ratio ␤ vs gate overdrive curves for the simulated SNWTs
with different wire widths 共WSi兲 and roughness parameters 共Lm and rms兲. At
all the cases, the Si body thickness is fixed to be TSi = 3 nm and the drain
bias is VDS = 0.4 V.

duces the transmission in the rough SNWT. In other words,
SRS becomes more significant as more modes conduct. As
we will show later, this effect has an important impact on the
role of SRS on SNWT device characteristics.
Figure 3 plots the IDS vs VGS curves in a semilogarithmic
scale for both the rough and smooth SNWTs. The results
show that there is a distinct threshold voltage 共VT兲 increase
caused by SRS. In the low gate bias region, the lateral displacement of the smooth and rough characteristics implies a
VT increment of ⬃30 mV for the roughness parameters we
used 共Lm = 0.7 nm and rms= 0.14 nm兲 and varies little from
sample to sample. The increase in VT due to SRS was unexpected and the reason for it is as follows. Due to SRS, injections at low energies are blocked in the rough SNWT, which
reduces the density-of-states 共DOS兲 near the band edge 共see
the Fig. 3 inset兲. The lowered DOS near the band edge reduces the charge density in the subthreshold regime, and
consequently increases VT in the rough SNWT. This effect
would be modest in a conventional MOSFET with an
energy-independent DOS above the band edge, but it becomes pronounced in a 1D wire with a singularity in the
DOS at the band edge.
Finally, we explore the effects of SRS on the SNWT
drain current above threshold. To do this, we compute a currough smooth
/ IDS
at the same gate overdrive,
rent ratio ␤ = IDS
VGS–VT, for both rough and smooth SNWTs. By comparing
currents 共rough versus smooth兲 at the same gate overdrive,
the effect of the VT increasing induced by SRS is removed.
This allows us to examine whether the roughness can cause a
significant reduction of SNWT ON-current by backscattering. Figure 4 shows the ␤ vs gate overdrive curves for the
SNWTs with different wire widths and roughness parameters. Several interesting phenomena are observed. First, all
the simulated structures display a decreasing ␤ with an increasing gate overdrive. This occurs because more modes
become conductive under higher gate bias, which, as described earlier, enhances SRS in the SNWTs.
Second, based on the roughness parameters we used,
Lm = 0.7 nm and rms= 0.14 nm, which are typical of an oxidized Si/SiO2 interface,7 the SNWT with WSi = 3 nm 共solid兲
achieves a surprisingly high ␤ ⬇ 0.9 at a typical ON-state
condition 共gate overdrive =0.3 V for a 0.4 V supplied voltage兲. The same amount of surface roughness scattering se-

verely degrades the mobility of a planar MOSFET under a
high gate bias.13 To explore the effects of Lm, two additional
values 共1.4 nm for circles and 3.0 nm for triangles兲 were
examined. The results show that ␤ is insensitive to Lm, as
expected from the averaging over a distribution of wavelengths that occurs at room temperature and high drain bias
共VDS = 0.4 V兲. In contrast, doubling the rms 共diamonds兲
clearly degrades ␤ at the same gate overdrive, indicating the
importance of maintaining relatively smooth Si/SiO2 interfaces for the high performance application of SNWTs.
Third, increasing the wire width reduces the strength of
quantum confinement and thus increases the number of conducting modes in the SNWT. Our results 共solid versus
dashed兲 clearly show that with a larger number of conducting
modes in the wider 共WSi = 9 nm兲 SNWT, SRS is much stronger than in the narrower 共WSi = 3 nm兲 device. This observation also suggests that SRS is more serious in a planar MOSFET, which can be viewed as a SNWT with a very large wire
width.
In summary, we theoretically investigated SRS in SNWTs by using a full 3D, self-consistent, quantum mechanical
simulator. The microscopic structure of the Si/SiO2 interface
roughness was implemented into the simulator using the 3D
finite element method. We found that 共1兲 SRS reduces the
electron density of states in the channel, which increases the
SNWT threshold voltage, and 共2兲 SRS in SNWTs becomes
less serious when fewer propagating modes conduct, implying that SRS will be less important in small-diameter SNWTs than in planar MOSFETs with many transverse modes
occupied. This work provides important insights into the nature of SRS in SNWTs and suggests that SRS may not be as
important in small-diameter nanowires as it is in conventional, planar MOSFETs.
This work was supported by the Semiconductor Research Corporation 共SRC兲, and the Microelectronics Advanced Research Corporation 共MARCO兲 Focus Center on
Materials, Structures and Devices 共MSD兲. The authors thank
Jin Zhang, Min Chin Chai, Joseph Taylor, and Professor M.
Alam at Purdue University for their sincere help.
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